

**ABSTRACT**

Improvements to the physical layer are provided, for example a test circuit that does not introduce further skew into critical clock signals. A boundary scan test circuit is also provided used to isolate an integrated circuit for applying test vectors or circuit board connections to test the integrity thereof. A bias voltage generator for a voltage controlled delay line (VCDL) is also provided.